The Microprogrammed Control Unit

Up to this point, we have studied:

1. The microoperation sequence associated with each assembly language instruction
2. The control signals associated with those microoperations.
3. The use of combinational logic in the form of a signal generation tree to generate these control signals.

We now consider another option for generating the control signals.

This is the microprogramming option, in which representations of the control signals are stored in a micro–memory and read into a μMBR (micro–memory buffer register) from whence they are issued.

Consider the control signal PC → B1. When this is asserted, the contents of the Program Counter are copied onto bus B1. The method of generating this signal has no effect on the action it takes.

We have two options for generating each control signal:

- Hardwired: The signal is output from an AND gate
- Microprogrammed: The signal is output from a D flip–flop.
### Survey of Bus Usage and Other Control Signals

In order to structure the micro–memory properly, we must tabulate the control signals used and arrange them by use: bus transfer, ALU operation, memory operation, etc.

<table>
<thead>
<tr>
<th>Option</th>
<th>Bus 1</th>
<th>Bus 2</th>
<th>Bus 3</th>
<th>ALU</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>PC → B1</td>
<td>1 → B2</td>
<td>B3 → PC</td>
<td>tra1</td>
<td>L / R’</td>
</tr>
<tr>
<td>2</td>
<td>MAR → B1</td>
<td>– 1 → B2</td>
<td>B3 → MAR</td>
<td>tra2</td>
<td>A</td>
</tr>
<tr>
<td>3</td>
<td>R → B1</td>
<td>R → B2</td>
<td>B3 → R</td>
<td>shift</td>
<td>C</td>
</tr>
<tr>
<td>4</td>
<td>IR → B1</td>
<td>MBR → B2</td>
<td>B3 → IR</td>
<td>not</td>
<td>READ</td>
</tr>
<tr>
<td>5</td>
<td>SP → B1</td>
<td>IOD → B2</td>
<td>B3 → SP</td>
<td>add</td>
<td>WRITE</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>B3 → MBR</td>
<td>sub</td>
<td>extend</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>B3 → IOD</td>
<td>and</td>
<td>0 → RUN</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>B3 → IOA</td>
<td>or</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td>xor</td>
<td></td>
</tr>
</tbody>
</table>

Note the important option 0.

We must have the following options:

- Place nothing on bus B1, leaving it undefined.
- Place nothing on bus B2, leaving it undefined.
- Do not transfer bus B3 to any destination register.
- The ALU is not active.
**Microprogramming Example**

In a microprogrammed control unit, binary encodings of the microoperations are stored in a micro–memory, one microoperation per micro–memory word.

The control signals are generated when the micro–memory word is read into a micro–memory buffer register (μMBR).

The structure of micro–memory is independent of that for the main memory.

Consider a section of micro–memory associated with bus B1.

<table>
<thead>
<tr>
<th>Micro-Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>105</td>
</tr>
<tr>
<td>106</td>
</tr>
<tr>
<td>0 1 0 0 0 0</td>
</tr>
<tr>
<td>0 0 1 0 0 0</td>
</tr>
</tbody>
</table>

The microoperation at address 105 corresponds to MAR → B1.
The microoperation at address 106 corresponds to R → B1.
Horizontal and Vertical Microcoding

In **horizontal microcoding**, each control signal is represented by a single bit in each micro–memory word. The signal is asserted if and only if that bit is 1.

Horizontal microcoding demands a “wide micro–memory”, with each word having a large number of bits. In earlier designs this was a problem.

In horizontal microcoding, there would be five bits in each micro–memory word corresponding to actions on bus B1; one for each possible data source.

In vertical microcoding, each control signal is assigned a binary code, and it is that binary code that is stored in the micro–memory word.

There are six options for bus B1: five data sources and the undefined option. This requires three binary bits to encode. Here are the encodings for B1.

<table>
<thead>
<tr>
<th>Code</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>PC → B1</td>
</tr>
<tr>
<td>010</td>
<td>MAR → B1</td>
</tr>
<tr>
<td>011</td>
<td>R → B1</td>
</tr>
<tr>
<td>100</td>
<td>IR → B1</td>
</tr>
<tr>
<td>101</td>
<td>SP → B1</td>
</tr>
</tbody>
</table>
Advantages of Vertical Microcoding

There are a number of advantages to the use of vertical microcoding, not all of which are important today.

One advantage is that it allows a “narrower micro–memory”, fewer bits per word in the micro–memory.

The major advantage is that it prevents the assertion of two or more data sources on a given bus or two or more simultaneous ALU operations.

For bus B1, each data source is assigned a binary code. At most one data source can be placed on this bus for any microoperation.

For the ALU, each action is assigned a binary code. At most one ALU action can be invoked by any microoperation.
Bus B1: Horizontal vs. Vertical Microcoding

Here is the horizontal microcode design for 105: MAR $\rightarrow$ B1, 106: R $\rightarrow$ B1.

Here is the vertical microcode design for 105: MAR $\rightarrow$ B1, 106: R $\rightarrow$ B1.
Structure of the Boz–5 Microcode

The Boz–5 microprogrammed control unit will be implemented using a mix of vertical and horizontal microcode.

The fields that specify the source register for busses B1 and B2, the destination register for bus B3 and the ALU function will be encoded to disallow two or more functions. Thus vertical microcoding is used for these fields.

The seven control signals, labeled as “Other” and associated with a field of that name, can each be issued simultaneously with the others. For these bits, no encoding is necessary and horizontal microcoding is used.

The following table shows the allocation of bits in the microcode to these fields.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits Required</th>
<th>Bits Allocated</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>B2</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>B3</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>ALU</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Other</td>
<td>7</td>
<td>8</td>
</tr>
</tbody>
</table>

The reason for allocating multiples of 4 bits to each field is purely for teaching purposes. In the microcode, each field will be represented by one or two hexadecimal digits.
The Micro–Opcode

At this point, we use prior experience, including both standard programming and that
 gained in design of the hardwired control unit, to postulate the necessity for opcodes in
 the microprogram.

Some microinstructions will cause control signals to be emitted.

However, our previous experience leads us to expect that we shall need certain specific
 microinstructions to sequence the microprogram.

These specific instructions might be compared to the conditional branch instruction found
 in the assembly language and reflected in control structures of higher level languages.

We might ask about the idea of “micro–subroutines”. While these might appear to be a
good solution, they waste too much time and are overly complex.

Here are options for handling the Defer state. Recall that only four instructions use it. In
microcode Defer needs only 3 microinstructions; a micro–return brings that up to 4.

The In–Line microcode option requires 12 microinstructions, 3 for each possible use.

The “micro–subroutine” requires expansion of Defer to 4 microinstructions, but requires
 only one additional microoperation per call: $4 \cdot 1 + 4 = 8$.

For this reason, the design avoids micro–subroutines.
The Microinstruction Format at This Point

While we do not yet know the required number of micro–opcodes, we suspect that it is probably going to be small.

To facilitate teaching this microarchitecture, the design calls for a 4–bit micro–opcode. Far fewer will actually be needed.

At this point, the structure of the micro–word has evolved to that shown in the figure.

```
<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>
```

We shall find it convenient to split the field called “Other” into two distinct 4–bit fields, tentatively called “M1” and “M2”. Field M1 will hold the shift control signals.

```
<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
</tr>
</tbody>
</table>
```

Now each field can be specified by a single hexadecimal digit. This is done for teaching purposes only.

What else do we need? The requirements come from the Fetch and Defer cycles that appear explicitly in the hardwired design and implicitly here.
Fetch Reconsidered

Recall the microoperations and control signals associated with the Fetch phase.

F, T0: \( PC \rightarrow B1, \text{tra}1, B3 \rightarrow \text{MAR} \), READ.  \( \text{MAR} \leftarrow (PC) \)

F, T1: \( PC \rightarrow B1, 1 \rightarrow B2, \text{add}, B3 \rightarrow PC. \)  \( PC \leftarrow (PC) + 1 \)

F, T2: \( MBR \rightarrow B2, \text{tra}2, B3 \rightarrow IR. \)  \( IR \leftarrow (MBR) \)

F, T3: Do something that is specific to the assembly language instruction.

This sequence maps almost effortlessly into a sequence of four microinstructions in the microprogrammed control unit, except that the latter needs an explicit dispatch.

F, T0: \( PC \rightarrow B1, \text{tra}1, B3 \rightarrow \text{MAR} \), READ.  \( \text{MAR} \leftarrow (PC) \)

F, T1: \( PC \rightarrow B1, 1 \rightarrow B2, \text{add}, B3 \rightarrow PC. \)  \( PC \leftarrow (PC) + 1 \)

F, T2: \( MBR \rightarrow B2, \text{tra}2, B3 \rightarrow IR. \)  \( IR \leftarrow (MBR) \)

F, T3: Jump to the microprogram that is specific to this assembly language instruction.
First Try at the Microcode Structure

We start with a preliminary design and evolve it as necessary.

At this point in the design, the microcode will be written as the equivalent control signals.

Assume a micro-memory of 256 words, with addresses 0x00 through 0xFF. Any addresses used will need to be 8–bit addresses (two hexadecimal digits).

We shall arbitrarily specify that micro-opcode 0 is reserved for emitting control signals.

We shall use the micro-opcode 1 for the dispatch based on the op-code found in the machine language instruction in the Instruction Register (IR).

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC → B1, 1 → B2, add, B3 → PC.</td>
<td>// F, T0</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC → B1, tra1, B3 → MAR, READ.</td>
<td>// F, T1</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → IR.</td>
<td>// F, T2</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>No control signals. Dispatch based on op-code.</td>
<td>// F, T3</td>
</tr>
</tbody>
</table>
First Trial Implementation

Let’s look at the consequences of this first try.

Assume that the assembly language instruction AND is being executed, and that the execute microcode for that instruction is at address 0x80.

The structure to this point will play out as follows.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC → B1, tra1, B3 → MAR, READ.</td>
<td>// F, T0</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC → B1, 1 → B2, add, B3 → PC.</td>
<td>// F, T1</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → IR.</td>
<td>// F, T2</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>No control signals.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Dispatch based on op–code.</td>
<td></td>
</tr>
<tr>
<td>0x80</td>
<td>0</td>
<td>R → B1, R → B2, and, B3 → R</td>
<td></td>
</tr>
<tr>
<td>0x81</td>
<td>2</td>
<td>No control signals.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Go to address 0x20 for the next Fetch.</td>
<td></td>
</tr>
</tbody>
</table>

This design has two major problems:

1. It allocates two clock pulses to execute the instruction.
2. It requires some sort of dispatch table to find the microprogram address.
Executing in One Clock Pulse

Note here that our main concern is time efficiency of the microcode execution. A faster microcode interpretation of the assembly language yields a faster execution of that assembly language; thus a faster computer.

We are not at all worried about efficient use of micro–memory as it is so small. Any reasonable design will leave much of a micro–memory unused.

**Observations**

1. Many of the assembly language instructions require only one clock pulse for the execution itself.
2. Encoding the address of the next microinstruction into each micro–word can remove the additional instruction to execute a branch.

This design modifies the structure of each micro–word to be as follows.

<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>
Second Trial Implementation

Let’s look at the consequences of this second try.

Assume that the assembly language instruction AND is being executed, and that the execute microcode for that instruction is at address 0x80.

The structure to this point will play out as follows.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC → B1, tra1, B3 → MAR, READ.</td>
<td>0x21</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC → B1, 1 → B2, add, B3 → PC.</td>
<td>0x22</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → IR.</td>
<td>0x23</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>No control signals.</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Dispatch based on op–code.</td>
<td></td>
</tr>
<tr>
<td>0x80</td>
<td>0</td>
<td>R → B1, R → B2, and, B3 → R</td>
<td>0x20</td>
</tr>
</tbody>
</table>

We have solved the problem associated with the extra microinstruction for the explicit jump to the beginning of the Fetch sequence.

It turns out that we have also solved the “dispatch table” problem; that is, the association of an address in micro–memory with the execution of each opcode.
Solution of the Dispatch Problem

At present, microinstructions in addresses 0x20 through 0x22 correspond to \((F, T0)\) through \((F, T2)\) in determining what assembly language instruction is being executed.

The microinstruction at 0x23 is a dispatch instruction; it jumps to the code appropriate to execute that assembly language instruction.

With the explicit encoding of the next address in micro–memory, we have a very simple dispatch mechanism; just place the execute for a given op–code at that address.

In the ISA, we use opcodes 0x00 through 0x1F (0 through 31).

We allocate micro–memory addresses 0x00 through 0x1F to the first step in executing each instruction. This will correspond to \((F, T3)\).

For the logical AND instruction (Opcode = 10111 = 0x17) we have this situation.

<table>
<thead>
<tr>
<th>Address</th>
<th>Contains</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x17</td>
<td>contains the control signals that were associated with ((F, T3))</td>
</tr>
<tr>
<td>0x20</td>
<td>contains the control signals that were associated with ((F, T0))</td>
</tr>
<tr>
<td>0x21</td>
<td>contains the control signals that were associated with ((F, T1))</td>
</tr>
<tr>
<td>0x22</td>
<td>contains the control signals that were associated with ((F, T2))</td>
</tr>
<tr>
<td>0x23</td>
<td>contains the dispatch, here equivalent to a Jump to 0x17.</td>
</tr>
</tbody>
</table>
Example: Dispatching the AND Assembly Language Instruction

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x17</td>
<td>0</td>
<td>R → B1, R → B2, <strong>and</strong>, B3 → R</td>
<td>0x20</td>
</tr>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC → B1, tra1, B3 → MAR, READ.</td>
<td>0x21</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC → B1, 1 → B2, add, B3 → PC.</td>
<td>0x22</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → IR.</td>
<td>0x23</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>No control signals.</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Jump to address 0x17</td>
<td></td>
</tr>
</tbody>
</table>

What about the unused opcodes in the ISA?

As an example, the opcode 00100 (0x04) has no assembly language instruction associated with it. It should just do nothing and return to Fetch. That is what it does.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x04</td>
<td>0</td>
<td>None issued</td>
<td>0x20</td>
</tr>
</tbody>
</table>
What About the Execute Phase?

This structure works well for instructions that can execute in one clock pulse.

What about those that require two or more clock pulses to execute?
It is for these instructions that we developed the execute phase in the hardwired design.

We use the explicit next address to solve this problem.

Consider the GET instruction, used for input from an I/O device.
We had written the following sequence.

GET   Op-Code = 01000   (Hexadecimal 0x08)
F, T0: PC → B1, tra1, B3 → MAR, READ. // MAR ← (PC)
F, T1: PC → B1, 1 → B2, add, B3 → PC.   // PC ← (PC) + 1
F, T2: MBR → B2, tra2, B3 → IR.         // IR ← (MBR)
F, T3: WAIT.
E, T0: IR → B1, tra1, B3 → IOA.         // Send out the I/O address
E, T1: WAIT.
E, T2: IOD → B2, tra2, B3 → R.          // Get the results.
E, T3: WAIT.

What goes at micro–memory location 0x08 and how do we handle the execution?
Microprogramming the GET Assembly Language Operation

We get the desired microprogram structure by first omitting any major state references.

T0:  \[ \text{PC} \rightarrow \text{B1}, \text{tra1}, \text{B3} \rightarrow \text{MAR}, \text{READ}. \]  // Address = 0x20

T1:  \[ \text{PC} \rightarrow \text{B1}, 1 \rightarrow \text{B2}, \text{add}, \text{B3} \rightarrow \text{PC}. \]  // Address = 0x21

T2:  \[ \text{MBR} \rightarrow \text{B2}, \text{tra2}, \text{B3} \rightarrow \text{IR}. \]  // Address = 0x22

T3:  \[ \text{IR} \rightarrow \text{B1}, \text{tra1}, \text{B3} \rightarrow \text{IOA}. \]  // Address = 0x08

T4:  \[ \text{IOD} \rightarrow \text{B2}, \text{tra2}, \text{B3} \rightarrow \text{R}. \]  // Where?

We now just start filling the micro–memory addresses that follow the common fetch.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x08</td>
<td>0</td>
<td>IR \rightarrow B1, tra1, B3 \rightarrow IOA</td>
<td>0x24</td>
</tr>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC \rightarrow B1, tra1, B3 \rightarrow MAR, READ.</td>
<td>0x21</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC \rightarrow B1, 1 \rightarrow B2, add, B3 \rightarrow PC.</td>
<td>0x22</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR \rightarrow B2, tra2, B3 \rightarrow IR.</td>
<td>0x23</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>No control signals. Jump to 0x08</td>
<td>Not used</td>
</tr>
<tr>
<td>0x24</td>
<td>0</td>
<td>IOD \rightarrow B2, tra2, B3 \rightarrow R</td>
<td>0x20</td>
</tr>
</tbody>
</table>

This explicit “next address” structure does solve a lot of problems, but not all of them.
What About the Defer Phase?

Consider the fetch sequence for LDR (Load Register) completely written out with explicit reference to what the major state register does.

LDR  Op-Code = 01100  (Hexadecimal 0x0C)
F, T0: PC → B1, **tra1**, B3 → MAR, READ.   // MAR ← (PC)
F, T1: PC → B1, 1 → B2, **add**, B3 → PC.    // PC ← (PC) + 1
F, T2: MBR → B2, **tra2**, B3 → IR.          // IR ← (MBR)
F, T3: IR → B1, R → B2, **add**, B3 → MAR.  // Do the indexing.

Here the major state register takes control.
1) If the I–bit (bit 26) is 1, then the Defer state is entered.
2) If the I–bit is 0, then the E state is entered.

The current microprogram solution calls for the following.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0C</td>
<td>0</td>
<td>IR → B1, R → B2, <strong>add</strong>, B3 → MAR</td>
<td>Depends on (I_{26}).</td>
</tr>
</tbody>
</table>

Suddenly we need two “next instruction” addresses; one for \(D = 0\) and another for \(D = 1\).
Selection Problem for the Next Address

This need for encoding two possible addresses leads to the final format of the microinstruction.

<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>No</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

We now have two address fields that are used for conditional branching:

- **No** the address for the next microinstruction if the condition is not met,
- **Yes** the address for the next microinstruction if the condition is met.

The width of the micro–memory word is 44 bits.

For the case we are examining, we have the following association.

- **No** the address for the next microinstruction when \( IR_{26} = 0 \).
- **Yes** the address for the next microinstruction when \( IR_{26} = 1 \).

We keep the generic names, because there is another condition to be considered.

Before we complete the microprogramming for LDR, we need to return to two control signals that were called \( S_1 \) and \( S_2 \) in the hardwired control unit.
The Signals S1 and S2

These are related to the signals $S_1$ and $S_2$ designed for the hardwired control unit.

While these two new signals serve much the same purpose as those for the hardwired control unit, their definition is slightly different.

$S_2$

We now define this signal as $S_2 = IR_{31} \cdot IR_{30} \cdot IR_{29} \cdot IR_{26}$.

This is the original definition for signal $S_2$ in the hardwired control unit.

$S_2 = 1$ if and only if the instruction can enter defer and has the indirect bit set.

$S_1$

We now define this signal as $S_1 = 1$ if and only if the instruction is to be dispatched by the microinstruction at address 0x23.

The only instruction that should not be dispatched is the branch instruction, BR, when the branch condition is 0. Dispatch under one of two conditions; either

1. $IR_{31}IR_{30}IR_{29}IR_{28}IR_{27} \neq 01111$, or
2. $IR_{31}IR_{30}IR_{29}IR_{28}IR_{27} = 01111$ and $\text{branch} = 1$.

Our circuit design sets $S_1 = 0$ if and only if

$IR_{31}IR_{30}IR_{29}IR_{28}IR_{27} = 01111$ and $\text{branch} = 0$. 
Generating Signals S1 and S2

We still use hardwired logic to generate signals used by the microprogram.

\[ S1 = \overline{IR_{31}} + \overline{IR_{30}} + \overline{IR_{29}} + \overline{IR_{28}} + \overline{IR_{27}} + \text{branch} \]

\[ S2 = \overline{IR_{31}} \cdot \overline{IR_{30}} \cdot IR_{29} \cdot IR_{26} \]

S2 = 1 if and only if the next microinstruction should implement defer.
Newly Labeled “Type 0” Microinstruction

By the label “type 0” we mean instructions with micro-opcode = 0 that exist only to emit control signals. Here is the format with the new labels.

<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

A little thought will lead to the conclusion that most microinstructions do not test this S2 bit, which is used only to test for entering the Defer phase.

Despite being unused, the bit S2 will always have a value; either S2 = 0 or S2 = 1.

For these microinstructions, the address of the next microinstruction will not depend on the value of S2. In these cases the address for S2 = 0 will duplicate that for S2 = 1.

As an example, we show the microinstructions for the first four instructions.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0x20</td>
<td>0x20</td>
</tr>
<tr>
<td>0x01</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0x20</td>
<td>0x20</td>
</tr>
<tr>
<td>0x02</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>3</td>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
<tr>
<td>0x03</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td>0</td>
<td>2</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>
Instruction Fetch and Dispatch

Here is what we have so far on the “common fetch” microprogram segment.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Control Signals</th>
<th>Next Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>0</td>
<td>PC → B1, tra1, B3 → MAR, READ.</td>
<td>S2 = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x21</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>PC → B1, 1 → B2, add, B3 → PC.</td>
<td>S2 = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0x22</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → IR.</td>
<td>0x23</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>Dispatch based on the opcode.</td>
<td>0x20</td>
</tr>
</tbody>
</table>

The instruction in address 0x23 is the only “type 1” microinstruction in the whole design. More than that, it is the only microinstruction that is not a “type 0”.

The micro–control unit will be designed to execute this type of instruction as follows.

- If S1 = 1 the next address is the opcode, found in the IR (Instruction Register)
- If S1 = 0 the next address will be found in the NA 0 field.

This will be the first address of the fetch sequence. We leave this as a field in the microcode to allow for flexibility in design.
The Micro–Control Unit

The function of the micro–control unit is to sequence the execution of the microprogram. Its only function is to select the address to be placed into the $\mu$MAR, the address for the micro–memory. All of the logic is contained in a Select unit, a modified multiplexer.

If $S_1 = 1$ then $000\epsilon IR_{31-27}$ is placed into the $\mu$MAR.
If $S_1 = 0$ and $S_2 = 0$ then the address associated with field $S_2 = 0$ is used.
If $S_1 = 0$ and $S_2 = 1$ then the address associated with field $S_2 = 1$ is used.
All that is missing is a provision to jam $0x20$ into the $\mu$MAR upon system startup.
**Summary of the Microinstruction Format**

Here is the format of the microinstruction.

<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

Here are the bus and ALU assignments

<table>
<thead>
<tr>
<th>Code</th>
<th>Bus 1</th>
<th>Bus 2</th>
<th>Bus 3</th>
<th>ALU</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>PC → B1</td>
<td>1 → B2</td>
<td>B3 → PC</td>
<td>tra1</td>
</tr>
<tr>
<td>2</td>
<td>MAR → B1</td>
<td>– 1 → B2</td>
<td>B3 → MAR</td>
<td>tra2</td>
</tr>
<tr>
<td>3</td>
<td>R → B1</td>
<td>R → B2</td>
<td>B3 → R</td>
<td>shift</td>
</tr>
<tr>
<td>4</td>
<td>IR → B1</td>
<td></td>
<td>B3 → IR</td>
<td>not</td>
</tr>
<tr>
<td>5</td>
<td>SP → B1</td>
<td></td>
<td>B3 → SP</td>
<td>add</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>MBR → B2</td>
<td>B3 → MBR</td>
<td>sub</td>
</tr>
<tr>
<td>7</td>
<td>IOD → B2</td>
<td></td>
<td>B3 → IOD</td>
<td>and</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>B3 → IOA</td>
<td>or</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td>xor</td>
</tr>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Summary of the Microinstruction Format (Part 2)

Here again is the format of the microinSTRUCTION.

<table>
<thead>
<tr>
<th>Micro–Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>4 bits</td>
<td>8 bits</td>
<td>8 bits</td>
</tr>
</tbody>
</table>

The bits associated with the M1 field are those specifying the shift parameters:

- **Bit 3** L / R  (1 for a left shift, 0 for a right shift)
- **Bit 2** A   (1 for an arithmetic shift)
- **Bit 1** C   (1 for circular shift)
- **Bit 0** Not used

The bits associated with the M2 field are:

- **Bit 3** READ  (Indicates a memory reference)
- **Bit 2** WRITE (Unless READ = 1)
- **Bit 1** extend (Sign–extend contents of IR when copying to B1)
- **Bit 0** 0 → RUN (Stop the computer)
## Microprogram Example 1: Instructions 0x00 – 0x07

**HLT**  \hspace{1em} \text{Op-Code = 00000}  \hspace{1em} 0 \rightarrow \text{RUN.}

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

**LDI**  \hspace{1em} \text{Op-Code = 00001}  \hspace{1em} IR \rightarrow B1, \text{extend, tra1, B3} \rightarrow R.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>B = 0</th>
<th>B = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

**ANDI**  \hspace{1em} \text{Op-Code = 00010}  \hspace{1em} IR \rightarrow B1, R \rightarrow B2, \text{and, B3} \rightarrow R.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>B = 0</th>
<th>B = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x02</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>3</td>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

**ADDI**  \hspace{1em} \text{Op-Code = 00011}  \hspace{1em} IR \rightarrow B1, R \rightarrow B2, \text{extend, add, B3} \rightarrow R.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>B = 0</th>
<th>B = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x03</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td>0</td>
<td>2</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

**Opcodes 00100 through 00111**

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>B = 0</th>
<th>B = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>
Micro–memory Layout: Instructions 0x00 – 0x07

Based on the tables above, we state the contents of the first eight micro–words.

<table>
<thead>
<tr>
<th>Address</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>0x 000 0001 2020</td>
</tr>
<tr>
<td>0x01</td>
<td>0x 040 3102 2020</td>
</tr>
<tr>
<td>0x02</td>
<td>0x 043 3700 2020</td>
</tr>
<tr>
<td>0x03</td>
<td>0x 013 3502 2020</td>
</tr>
<tr>
<td>0x04</td>
<td>0x 000 0000 2020</td>
</tr>
<tr>
<td>0x05</td>
<td>0x 000 0000 2020</td>
</tr>
<tr>
<td>0x06</td>
<td>0x 000 0000 2020</td>
</tr>
<tr>
<td>0x07</td>
<td>0x 000 0000 2020</td>
</tr>
</tbody>
</table>

Each micro–memory word contains 44 bits, expressed as 11 hexadecimal digits.

This design allows for future definition of assembly language instructions for the opcodes 0x04 through 0x07.

The current design calls for each of these four opcodes to be a NOP, doing nothing.
# Microprogram for LDR (Load Register)

IR → B1, R → B2, **add**, B3 → MAR

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0C</td>
<td></td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0x2F</td>
<td>0x2C</td>
</tr>
</tbody>
</table>

**Defer Begins:** READ

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2C</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0x2D</td>
<td>0x2D</td>
</tr>
</tbody>
</table>

WAIT

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2D</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x2E</td>
<td>0x2E</td>
</tr>
</tbody>
</table>

MBR → B2, tra2, B3 → MAR

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2E</td>
<td></td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0x2F</td>
<td>0x2F</td>
</tr>
</tbody>
</table>

**Execute Begins:** READ.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2F</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0x30</td>
<td>0x30</td>
</tr>
</tbody>
</table>

WAIT.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x30</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x31</td>
<td>0x31</td>
</tr>
</tbody>
</table>

MBR → B2, **tra2**, B3 → R

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x31</td>
<td></td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>3</td>
<td>2</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>
Structure of the Microprogram for LDR (Part 1)

We now show the entire sequence, beginning at the common fetch.

The common fetch with the new dispatch instruction is shown first.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>8</td>
<td>0x21</td>
<td>0x21</td>
</tr>
<tr>
<td>0x21</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0x22</td>
<td>0x22</td>
</tr>
<tr>
<td>0x22</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>4</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0x23</td>
<td>0x23</td>
</tr>
<tr>
<td>0x23</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

The Dispatch Instruction, at address 0x023, represents a design change from the original Boz–5. In the new design, the next address depends on the discrete signal S1.

If S1 = 0, the address of the next instruction will be 0x20 (the contents of S2 = 0)
This causes an immediate fetch of the next instruction when the conditions for a branch are not met.

If S1 = 1, the address of the next instruction will be the 5–bit opcode, extended to eight bits by prefixing it with “000”.

The opcode for LDR is 01100, or 0x0C.
Structure of the Microprogram for LDR (Part 2)

The instruction at address 0x0C (the opcode for LDR) completes the indexing and does a conditional branch, depending on the value of the flag S2.

If S2 = 1, indirect addressing is used, and the Defer State is entered.
If S2 = 0, indirect addressing is not used, and the Defer State is not entered.

IR → B1, R → B2, add, B3 → MAR

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0C</td>
<td>0</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>0x2F</td>
<td>0x2C</td>
</tr>
</tbody>
</table>

Earlier designs of the Boz–5 performed the “branch test” at this point.

The “branch test”, in which it is determined if the instruction is a conditional branch for which the condition has not been met, is now assigned to the dispatch instruction (0x23).

For all “type 0” instructions, the two addresses determine the next instruction whenever indirect addressing is used and whenever it is not used.

The Defer microcode for LDR begins at address 0x2C.

The Execute microcode for LDR begins at address 0x2F.

Note that the Defer microprogram always “falls through” into the Execute microprogram, as the Defer phase is always followed by the Execute phase.
Structure of the Microprogram for LDR (Part 3)

Defer Begins:

READ

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0x2D</td>
<td>0x2D</td>
</tr>
</tbody>
</table>

WAIT

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x2E</td>
<td>0x2E</td>
</tr>
</tbody>
</table>

MBR → B2, tra2, B3 → MAR

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2E</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0xF</td>
<td>0xF</td>
</tr>
</tbody>
</table>

Execute Begins:

READ.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0x30</td>
<td>0x30</td>
</tr>
</tbody>
</table>

WAIT.

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x30</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0x31</td>
<td>0x31</td>
</tr>
</tbody>
</table>

MBR → B2, tra2, B3 → R

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro-Op</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>M1</th>
<th>M2</th>
<th>S2 = 0</th>
<th>S2 = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x31</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>3</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>
Upgraded Handling of the Defer Phase

The textbook design focuses on the proper handling of the BR (Branch) instruction but did not place that decision in the proper context. Only the dispatch microinstruction at address 0x23 needs to handle this condition. The new design reflects this.

The structure of the textbook microprogram reflects a much older design that had to use explicit branching instructions to handle the Defer state. This structure predates your instructor’s introduction to explicit inclusion of the next micro–address.

Your instructor discovered this newer design while reading the textbook Structured Computer Organization by Andrew S. Tanenbaum (ISBN 0–13–148521–0).

The older design called for coding such as the following for the LDR.

- 0x0C 0 IR → B1, R → B2, \textbf{add}, B3 → MAR; Go to 0x2C
- 0x2C 2 If D = 0 Go to 0x30. If D = 1 Go to 0x2D.
- 0x2D 0 The defer state begins here. Execute begins at 0x30.

The newer design eliminates the explicit conditional branch and its associated wasted time by using the two–next–address structure that is now part of the design.

- 0x0C 0 IR → B1, R → B2, \textbf{add}, B3 → MAR; Go to 0x2C if D = 1, else go to 0x2F.

Note that Execute for LDR in the new design begins at address 0x2F.
## Two Different Handlings of LDR

### Older Version (as in the textbook)

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0C</td>
<td>0</td>
<td>IR → B1, R → B2, add, B3 → MAR; Go to 0x2C</td>
</tr>
<tr>
<td>0x2C</td>
<td>2</td>
<td>If D = 0 Go to 0x30. If D = 1 Go to 0x2D.</td>
</tr>
<tr>
<td>0x2D</td>
<td>0</td>
<td>READ; Go to 0x2E</td>
</tr>
<tr>
<td>0x2E</td>
<td>0</td>
<td>WAIT; Go to 0x2F</td>
</tr>
<tr>
<td>0x2F</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → MAR; Go to 0x30</td>
</tr>
<tr>
<td>0x30</td>
<td>0</td>
<td>READ; Go to 0x31</td>
</tr>
<tr>
<td>0x31</td>
<td>0</td>
<td>WAIT; Go to 0x32</td>
</tr>
<tr>
<td>0x32</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → R; Go to 0x20</td>
</tr>
</tbody>
</table>

### Newer Version

<table>
<thead>
<tr>
<th>Address</th>
<th>Micro–Op</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0C</td>
<td>0</td>
<td>IR → B1, R → B2, add, B3 → MAR; If D = 0 Go to 0x2F. If D = 1 Go to 0x2C.</td>
</tr>
<tr>
<td>0x2C</td>
<td>0</td>
<td>READ; Go to 0x2D</td>
</tr>
<tr>
<td>0x2D</td>
<td>0</td>
<td>WAIT; Go to 0x2E</td>
</tr>
<tr>
<td>0x2E</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → MAR; Go to 0x2F</td>
</tr>
<tr>
<td>0x2F</td>
<td>0</td>
<td>READ; Go to 0x30</td>
</tr>
<tr>
<td>0x30</td>
<td>0</td>
<td>WAIT; Go to 0x31</td>
</tr>
<tr>
<td>0x31</td>
<td>0</td>
<td>MBR → B2, tra2, B3 → R; Go to 0x20</td>
</tr>
</tbody>
</table>