The Instruction Decoder

The instruction decoder, used by both the hardwired control unit and microprogrammed control unit, is a simple 5–to–32 active high decoder with some outputs not used.
The Signal Generation Trees

The hardwired control unit is implemented as a number of signal generation trees. The input to each tree is as follows:

1. The discrete signal from the decoder indicating the instruction.
2. The major state: F, D, or E.
3. The minor state register: T0, T1, T2, or T3.

We should be careful about discussing the discrete outputs of the Instruction Decoder. Each of these is a Boolean discrete signal with only two values: 0 or 1.

Example:
The JSR instruction has op-code = 14.

When this op–code is in the IR, decoder output Y14 = 1. We say JSR = 1.

There is a JSR instruction in the assembly language and a JSR discrete signal in the microarchitecture that corresponds to the instruction, but is not identical to it.
The Common Fetch Sequence

Here is the control signal sequence for the common fetch.

F, T0: PC → B1, **tra1**, B3 → MAR, READ.  // MAR ← (PC)
F, T1: PC → B1, 1 → B2, **add**, B3 → PC.  // PC ← (PC) + 1
F, T2: MBR → B2, **tra2**, B3 → IR.  // IR ← (MBR)

Here is the signal generation tree for the common fetch.
The Sequence for the Defer State

Here is the control signal sequence for the Defer State.

D, T0: READ. // Address is already in the MAR.
D, T1: WAIT. // Cannot access the MBR just now.
D, T2: MBR → B2, tra2, B3 → MAR. // MAR ← (MBR)
D, T3: WAIT. // Effective Address is now in the MAR.

Here is the signal generation tree.
Fetch, T3

We summarize the actions in (F, T3) in order to generate signals.

<table>
<thead>
<tr>
<th>IR_{31}</th>
<th>IR_{30}</th>
<th>IR_{29}</th>
<th>IR_{28}</th>
<th>IR_{27}</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
<th>ALU</th>
<th>Other</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HLT</td>
<td></td>
<td></td>
<td></td>
<td>0 → RUN</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>LDI</td>
<td>IR</td>
<td>R</td>
<td>tral</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>ANDI</td>
<td>IR</td>
<td>R</td>
<td>R</td>
<td>and</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>ADDI</td>
<td>IR</td>
<td>R</td>
<td>R</td>
<td>add</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>GET</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>PUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>RET</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>RTI</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>LDR</td>
<td>IR</td>
<td>R</td>
<td>MAR</td>
<td>add</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>STR</td>
<td>IR</td>
<td>R</td>
<td>MAR</td>
<td>add</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>JSR</td>
<td>IR</td>
<td>R</td>
<td>MAR</td>
<td>add</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>BR</td>
<td>IR</td>
<td>R</td>
<td>MAR</td>
<td>add</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>LLS</td>
<td>R</td>
<td>R</td>
<td></td>
<td>shift 1, 0, 0*</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>LCS</td>
<td>R</td>
<td>R</td>
<td></td>
<td>shift 1, 0, 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>RLS</td>
<td>R</td>
<td>R</td>
<td></td>
<td>shift 0, 0, 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>RAS</td>
<td>R</td>
<td>R</td>
<td></td>
<td>shift 0, 1, 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>NOT</td>
<td>R</td>
<td>R</td>
<td></td>
<td>not</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>ADD</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>add</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>SUB</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>sub</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>AND</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>and</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>OR</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>or</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>XOR</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>xor</td>
</tr>
</tbody>
</table>
Commonalities in Fetch, T3 (Part 1)

We begin to note a few commonalities in the (F, T3) control signals that will help to simplify the signal generation tree.

If $IR_{31} = 1$, we have two distinct classes of instructions.

**ADD, SUB, AND, OR, XOR**

These dyadic instructions issue $R \rightarrow B1$, $R \rightarrow B2$, and $B3 \rightarrow R$.
These are issued in addition to the control signal for the specific ALU operation.

**LLS, LCS, RLS, RAS, NOT**

These monadic instructions issue $R \rightarrow B2$, and $B3 \rightarrow R$.
These are issued in addition to the control signal for the specific ALU operation.

Note that we could issue $R \rightarrow B1$ for these five monadic instructions as well. This would likely put register %R0 on bus B1, but that bus would not be used.

**Simplification**

If $IR_{31} = 1$, the signal generation tree will generate these signals in addition to the control signal for the specific ALU operation.

\[ R \rightarrow B1, R \rightarrow B2, \text{ and } B3 \rightarrow R \]
Commonalities in Fetch, T3 (Part 2)

Here we note the commonalities for instructions with $IR_{31} = 0$.

All instructions that use bus B1 issue the control signal $IR \rightarrow B1$.

We simplify the signal generation tree by causing all instructions with $IR_{31} = 0$ to issue the signal $IR \rightarrow B1$.

All instructions that use bus B2 issue the control signal $R \rightarrow B2$.
This holds true for both $IR_{31} = 0$ and $IR_{31} = 1$.

We just assert $R \rightarrow B2$ whenever the control unit is in (Fetch, T3).

All instructions with $IR_{31} = 0$, $IR_{30} = 1$, and $IR_{29} = 1$ issue the control signals $B3 \rightarrow MAR$, add.

All instructions with $IR_{31} = 0$, $IR_{30} = 0$, and $IR_{29} = 0$ that use bus B3 issue the control signal $B3 \rightarrow R$. 
Signal Generation Tree for (Fetch, T3)

Here it is. The handling of IR$_{31}$ in the book is not correct.
Study for the Execute State (T0 and T1)

Here we compile all actions taken during Execute and organize by the Minor State and instruction.

Execute, T0

GET: \( IR \rightarrow B1, \text{tra}1, B3 \rightarrow IOA. \)
PUT: \( R \rightarrow B2, \text{tra}2, B3 \rightarrow IOD \)
RET: \( SP \rightarrow B1, -1 \rightarrow B2, \text{add}, B3 \rightarrow SP. \)
LDR: READ.
JSR: PC \( \rightarrow B1, \text{tra}1, B3 \rightarrow MBR. \)

Execute, T1

RET: SP \( \rightarrow B1, \text{tra1}, B3 \rightarrow MAR, \text{READ}. \)
STR: R \( \rightarrow B1, \text{tra}1, B3 \rightarrow MBR, \text{WRITE}. \)
JSR: MAR \( \rightarrow B1, \text{tra1}, B3 \rightarrow PC. \)
Study for the Execute State (T2 and T3)

Execute, T2

GET: IOD → B2, \textbf{tra2}, B3 → R.

PUT: IR → B1, \textbf{tra1}, B3 → IOA.

LDR: MBR → B2, \textbf{tra2}, B3 → R.

JSR: SP → B1, \textbf{tra1}, B3 → MAR, WRITE.

Execute, T3

RET: MBR → B2, \textbf{tra2}, B3 → PC.

JSR: SP → B1, \textbf{add}, B3 → SP.

BR: MAR → B1, \textbf{tra1}, B3 → PC.
Control Signals for the Execute State (T0 and T1)
Control Signals for the Execute State (T2 and T3)

E

T2

GET

IOD→B2
tra2
B3→R
IR→B1
tra1
B3→IOA
MBR→B2
tra2
B3→R
SP→B1
tra1
B3→MAR
WRITE

E

T3

RET

MBR→B2
tra2
B3→PC
SP→B1
1→B2
add
B3→SP

JSR

B3→SP

BR

MAR→B1
tra1
B3→PC